Files
Fig-TreeWalker/src/IR/IRInterpreter.hpp
PuqiAR 7ddf03d4c9
Some checks failed
Release Build / build-windows-x64 (push) Has been cancelled
Release Build / build-linux-x64 (push) Has been cancelled
v0.4.3-alpha
[Fix] 修复builtin type的方法可能会导致 bad_variant_access的问题。现在Function严格区分3中函数:
    Normal, Builtin, MemberType
[Feat] 增加了 Repl! 通过 Fig -r/--repl进入。目前必须写分号,且异常产生时因为获取不到源文件会有意想不到的问题 :(
[Impl] 精简了Context类,减少内存占用。当然,一些内置函数名获取不了了
        后续的 Fig lang standard (目前还没有)中内置函数(MemberType/Builtin)严格无异常抛出
[Feat] 写了个Simple Compiler 和 Bytecode VM作为测试。性能拉跨。优化目前停止
[...] 剩下的忘了~
2026-01-28 18:30:31 +08:00

74 lines
2.3 KiB
C++

#pragma once
#include <IR/IR.hpp>
#include <cassert>
namespace Fig::IR
{
struct VirtualMachine
{
std::vector<Function *> functions;
int64_t execute(Function *fn, const int64_t *args)
{
assert(fn != nullptr);
std::vector<int64_t> regs(fn->regCount);
// load params
size_t ip = 0;
while (ip < fn->code.size())
{
const Inst &ins = fn->code[ip++];
switch (ins.op)
{
case Op::Nop: break;
case Op::LoadImm: regs[ins.dst] = ins.imm; break;
case Op::Mov: regs[ins.dst] = regs[ins.a]; break;
case Op::Add: regs[ins.dst] = regs[ins.a] + regs[ins.b]; break;
case Op::Sub: regs[ins.dst] = regs[ins.a] - regs[ins.b]; break;
case Op::Mul: regs[ins.dst] = regs[ins.a] * regs[ins.b]; break;
case Op::Div: regs[ins.dst] = regs[ins.a] / regs[ins.b]; break;
case Op::Lt: regs[ins.dst] = regs[ins.a] < regs[ins.b]; break;
case Op::Le: regs[ins.dst] = regs[ins.a] <= regs[ins.b]; break;
case Op::Gt: regs[ins.dst] = regs[ins.a] > regs[ins.b]; break;
case Op::Ge: regs[ins.dst] = regs[ins.a] >= regs[ins.b]; break;
case Op::Eq: regs[ins.dst] = regs[ins.a] == regs[ins.b]; break;
case Op::Jmp: ip = static_cast<size_t>(static_cast<int64_t>(ip) + ins.imm); break;
case Op::Br:
if (regs[ins.a] == 0) { ip = static_cast<size_t>(static_cast<int64_t>(ip) + ins.imm); }
break;
case Op::Call: {
// currently supports 1-arg call via reg a
Function *callee = functions.at(static_cast<size_t>(ins.imm));
int64_t arg0 = regs[ins.a];
int64_t ret = execute(callee, &arg0);
regs[ins.dst] = ret;
break;
}
case Op::Ret: return regs[ins.a];
}
}
// unreachable normally
return 0;
}
};
}; // namespace Fig::IR